An innovative system to measure antiproton beam intensity, momentum spread and mean momentum in CER"s Antiproton Decelerator (AD) is described. This system is based on a state-of-the-art Digital Receiver (DRX) board, consisting of 8 Digital Down-Converter (DDC) chips and one Digital Signal Processor (DSP). An ultra-low-noise, wide-band AC beam transformer (0.2 MHz -30 MHz) is used to measure AC beam current modulation. For bunched beams, the intensity is obtained by measuring the amplitude of the fundamental and second RF Fourier components. On the magnetic plateaus the beam is debunched for stochastic or electron cooling and longitudinal beam properties (intensity, momentum spread and mean momentum) are measured by FFT-based spectral analysis of Schottky signals. The system thus provides real time information characterising the machine performance; it has been used for troubleshooting and to fine-tune the AD, thus achieving further improved performances. This system has been operating since May 2000 and typical results are presented.
INTRODUCTION
Antiprotons from a target, bombarded with an intense beam from the 26 GeV Proton-Synchrotron (PS), are fed to the AD [ 13 where they are decelerated in several ramps to a momentum p of about 100 MeV/c. Figure 1 shows the basic AD cycle; bunched-beam deceleration ramps are interspersed with plateaus, where the beam is cooled at fixedp and revolution frequency fmv. At the end of the AD cycle the beam is fast ejected to the experimental areas. The intensity of the beam vanes from some 5x107 particles at 3.5 GeV/c to some 2 . 5~1 0~ at 100 MeV/c. Traditional DC beam transformers do not work at these low intensities, hence an ultra-low-noise pick-up is used [2] . The new DRX-based, AD beamdiagnostic system acquires and processes the data generated by this pick-up. The system measures beam, momentum spread and mean momentum throughout the AD cycle. It therefore enables a real-time evaluation of the cooling performance during all plateaus.
THE SYSTEM
The system is shown in Figure 2 . Input from the longitudinal Pick-up (LPU) (a) feeds 2 variable-gain, remotely~ontrolled amplifiers (b) [2] . After a 16 MHz low-pass filter stage (c), the signal is digitised by a Pentek 6441 fast ADC (d). The data are digitally downconverted and processed by Pentek's 6510 DRX (e), which is set up before each measurement. Finally the Real-Time Task (RTT), running in the Device Stub Controller (DSC) (9, collects, post-processes and stores the data for later display. The RTT acquires from the AD RF system the information needed to optimise the choice among various user settings; it is synchronised to machine events by a timing reception and generation module (TG8) (g). Users access the system, to evaluate data and to set various parameters, through the local Ethernet via several workstations (WKS), by means of an application program. The system has been providing beam intensity, momentum spread, revolution frequency and debunched beam power spectral density PSD since May 2000.
I Hardware
The LPU head amplifier's response bandwidth is between 0.2 and 30 MHz; its lowest noise level is 1.5 pNHz" in the 1-3 MHz range [2] . The second stage amplifier has a total gain range of approximately 45 dB, between -10 dB and +35 dB, divided into 3 dB steps. The ADC is the Pentek 6441 module, a dual channel, 12-bit, VMEbus board. We improved its actual S/N ratio by 12 dB, via our own analogue input front-end, bypassing the original input amplifier and low-pass filter. For filtering, we deployed an external 16 MHz-bandwidth anti-aliasing low-pass filter. The ADC operates at externally- carrying 8 Harris HSP50016 Digital Down Converters (DDC) and one TI TMS320C40 Digital Signal Processor (DSP). This board is responsible for parallel data acquisition, independent digital down conversion and processing of up to 4 digitised inputs. These inputs are pre-processed by the DDC chips, by digitally translating (downmix) the input signal to DC, then zooming (decimation) on the frequency window of interest. Digital down-mixing, filtering and decimation has these advantages over analogue means: 1) strong rejection of aliased signals due to the digital local oscillator's greater accuracy and to the digital mixer's higher precision, 2) DSP workload greatly reduced and 3) increased flexibility due to the DSP and the DDC chips' re-programmability. Implementing new functions, as a consequence, only requires a software upgrade and no hardware changes. The DSC is a PowerPC VME board running LynxOS.
Software
Two separate codes have been implemented, the RTT and the low-level code (LLC), running on the DSC and on the DRX, respectively. The RTT sets up the ADC clock and the second stage amplifier. It then instructs the LLC how to set up the DRX board hardware and what processing to use. All these set-up stages depend on beam state, f R E V and user requirements. After instructing the L E , the RTT generates a VMEbus interrupt, thus triggering the LLC to start the DRX acquisition and processing. At the end of the LLC processing stage, the RTT retrieves single output data such as intensity and momentum spread as well as spectra from the DRX.
The L E performs the measurements from digitised pickup signals. It also manages the DRX board, sets up the required DDCs after receiving a VME-bus intempt (as fast as one every 20 ms), acquires data from each DDC, processes them and makes results available to the RTT. The LLC also provides the RTT with full diagnostic information.
The RTTDRX interface protocol developed is dictated by stringent DRX memory space constraints, combined with users' needs. For example, WKS users need to follow beam status and progress in as closely as possible to real-time. At WKS level, the information is refreshed every few seconds, but actual data are sampled at intervals as short as 20 ms. The RTT/DRX data interchange takes place in the DRX global memory, as this is the only memory visible from the VMEbus.
SIGNAL PROCESSING
The processing is carried out at the DRX level, first by the DDCs and then by the LLC. The output is then passed on to the RTT for post-processing and to derive the appropriate physical quantities. The actual processing depends on the beam state: in particular, the Schottky signals [3] are processed only with a debunched beam, thus producing PSD plots. With a bunched beam, only the amplitudes at the fundamental vRF) and second RF Fourier components are considered. Debunched beam data are more affected by noise, whereas bunched beam signals, which are much larger, are less influenced. The data processing stages are detailed in [4] and [5] .
Debunched beam.
At high S/N ratios, such as at high momentum, signal processing is performed on high harmonics, thus speeding data acquisition; at low S/N ratios, low frequency harmonics must be used. The PSD of a debunched coasting beam is peaked at fREv, as shown in Figure 3 . The number of coasting particles N is found fiomfREv and the area ApsD under the peak of the PSD vs. f curve:
u u JREV where aU is a calibration constant and GU is the global system gain. From the width @of the PSD curve at a 20 height, the momentum spread &(U is:
. Af Figure 3 shows the PSD measured by the system, in arbitrary units, as a function of frequency$ Each PSD is the average of 60 complex FFTs, and is calculated every 1400 ms. The ADC fs is fixed at 40 MHz and n equals 5.
The beam cooling is evident from the progressive narrowing. Thus the beam progress can be followed by examining a similar sequence of spectra. 
Bunched beam

FUTURE WORK
An upgrade to the system is under way, to measure tunes from transverse signals using the Beam Transfer Function (BTF). Other improvements will include using the signals from a second LPU optimised for low frequencies. In addition, PU to amplifier cables will be replaced with EMC shielded cables, to reduce environment noise pick-up.
